The Future is Sparse Workshop Friday, Nov 17, 2023



# Tensor Cores for Matrix Multiplication Are on the Rise – Is There Any Hope for Sparse Operations?

#### <u>Hartwig Anzt</u> <u>University of Tennessee, Knoxville</u>



#### Terry Cojean

Goran Flegar Fritz Göbel



#### Fritz Göbel T. Grützmacher E. Quintana-Orti

This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration.





Trends in the relative performance of floating-point arithmetic and several classes of data access for select HPC servers over the past 25 years. Source: John McCalpin



Form Factor	H100 SXM	
FP64	34 teraFLOPS	27
FP64 Tensor Core	67 teraFLOPS	
FP32	67 teraFLOPS	1 4.4
TF32 Tensor Core	989 teraFLOPS <sup>2</sup>	14X
BFLOAT16 Tensor Core	1,979 teraFLOPS <sup>2</sup>	
FP16 Tensor Core	1,979 teraFLOPS <sup>2</sup>	
FP8 Tensor Core	3,958 teraFLOPS <sup>2</sup>	
INT8 Tensor Core	3,958 TOPS <sup>2</sup>	
GPU memory	80GB	
GPU memory bandwidth	3.35TB/s	



# 

PERFORMANCE	MI250	
Compute Units	208CU	
Stream Processors	13,312	
Peak FP64/FP32 Vector	45.3 TFLOPS	2x
Peak FP64/FP32 Matrix	90.5 TFLOPS	
Peak FP16/BF16	362.1 TFLOPS	
Peak INT4/INT8	362.1 TOPS	

## MEMORY

Memory Size	128GB HBM2e
Memory Interface	8,192 bits
Memory Clock	1.6GHz
Memory Bandwidth	up to 3.2TB/sec <sup>2</sup>







# 

PERFORMANCE	MI250	
Compute Units	208CU	
Stream Processors	13,312	
Peak FP64/FP32 Vector	45.3 TFLOPS	2x
Peak FP64/FP32 Matrix	90.5 TFLOPS	
Peak FP16/BF16	362.1 TFLOPS	
Peak INT4/INT8	362.1 TOPS	4x

## MEMORY

Memory Size	128GB HBM2e
Memory Interface	8,192 bits
Memory Clock	1.6GHz
Memory Bandwidth	up to 3.2TB/sec <sup>2</sup>







# 

PERFORMANCE	MI250	
Compute Units	208CU	
Stream Processors	13,312	
Peak FP64/FP32 Vector	45.3 TFLOPS	2x
Peak FP64/FP32 Matrix	90.5 TFLOPS	
Peak FP16/BF16	362.1 TFLOPS	
Peak INT4/INT8	362.1 TOPS	4x

## MEMORY

Memory Size	128GB HBM2e
Memory Interface	8,192 bits
Memory Clock	1.6GHz
Memory Bandwidth	up to 3.2TB/sec <sup>2</sup>

- (Dense) Matrix Performance >> Vector Operation Performance
- Low Precision Performance >> High Precision Performance







#### **Presentations:** 10:30am - 11am MST

## https://dl.acm.org/doi/pdf/10.1145/3581784.3607051

DASP: Specific Dense Matrix Multiply-Accumulate Units Accelerated General Sparse Matrix-Vector Multiplication

Authors: Yuechen Lu, Weifeng Liu





Compute layout of the double precision mma\_m8n8k4 instruction





Compute 8x8 SpMV using mma instruction





Example of SpMV for a matrix A of size 8x8

Yuechen Lu







- Traditionally, we use a strong coupling between the precision formats used for arithmetic operations and storing data.
- Maybe this is not the right thing?
- We should compute in fp64
- Maybe we should use the free compute cycles (vector/tensor cores) to compress the data



Linear System Ax=b with cond(A)  $\approx 10^7$ (apache2 from SuiteSparse) NVIDIA V100 GPU



#### **Compressed Basis (CB-) GMRES**

- Use double precision in all arithmetic operations;
- Store Krylov basis vectors in lower precision;
  - Search directions are no longer DP-orthogonal;
  - Hessenberg system maps solution to "perturbed" Krylov subspace;
  - Additional iterations may be needed;
  - As long as the loss-of-orthogonality is moderate, we should see moderate convergence degradation;



Linear System Ax=b with cond(A)  $\approx 10^7$ (*apache2 from SuiteSparse*) **NVIDIA V100 GPU** 





 CB-GMRES using 32-bit storage preserves DP accuracy (SP-GMRES does not)



 CB-GMRES using 32-bit storage preserves DP accuracy (SP-GMRES does not)

- Speedups problem-dependent
- Speedup Ø1.4x (for restart 100)
- 16-bit storage mostly inefficient

Aliaga JI, Anzt H, Grützmacher T, Quintana-Ortí ES, Tomás AE. Compressed basis GMRES on high-performance graphics processing units. *The International Journal of High Performance Computing Applications*. 2022;0(0). doi:<u>10.1177/10943420221115140</u>



#### Example: Speeding up MFEM's "example 22" on NVIDIA and AMD GPUs



speedup of Ginkgo's Compressed Basis-GMRES solver vs MFEM's GMRES solver for three different orders of basis functions (p) for MFEM's example 22. The tests use the "partial assembly" type of MFEM matrix-free operators.

CUDA 10.1/NVIDIA V100 and ROCm 4.0/AMD MI50. GMRES(50) used for both solvers. CB-GMRES used float/double.

#### Improve current Ginkgo-MFEM integration:

- ✓ MFEM and Ginkgo operate directly on same data without copies
- New GinkgoExecutor class automatically matches MFEM Device configuration - for CPU, CUDA, or HIP
- ✓ Ginkgo can use MFEM matrix-free operators in solvers \_\_\_\_\_

#### Add Ginkgo preconditioners to MFEM:

- ✓ Ginkgo preconditioners can be used with Ginkgo solvers, or used with MFEM solvers
- Includes Ginkgo's new ILU-ISAI/IC-ISAI
   preconditioners, which use the
   Incomplete Sparse Approximate
   Inverse to apply the ILU or IC
   factorization for improved GPU
   performance

#### Add new Ginkgo <u>solver to MFEM:</u>

✓ Integration for Ginkgo's Compressed Basis GMRES solver, which uses mixed precision techniques for speedup (see example to right) 1e-08 7.25e-09 4.5e-09 1.75e-09 -1e-09

4.95e-09

2.425e-09

-1e-10

- Preconditioning iterative solvers.
  - Idea: Approximate inverse of system matrix to make the system "easier to solve":  $P^{-1} \approx A^{-1}$

and solve  $Ax = b \iff P^{-1}Ax = P^{-1}b \iff \tilde{A}x = \tilde{b}$ .

- Block-Jacobi preconditioner is based on block-diagonal scaling:  $P = diag_B(A)$ 
  - Each block corresponds to one (small) linear system.
    - Larger blocks typically improve convergence.
    - *Larger* blocks make block-Jacobi more expensive.
- Why should we store the preconditioner matrix  $P^{-1}$  in full (high) precision?
- Use the accessor to store the inverted diagonal blocks in lower precision.
  - Be careful to preserve the regularity of each inverted diagonal block!



- Choose how much accuracy of the preconditioner should be preserved in the selection of the storage format.
- All computations use double precision, but store blocks in lower precision.

- + Regularity preserved;
- + Flexibility in the accuracy;
- + "Not a low precision preconditioner"
  - + Preconditioner is a constant operator;
  - + No flexible Krylov solver needed ;



- Overhead of the precision detection

(condition number calculation);

- **Overhead** from storing **precision information** 

(need to additionally store/retrieve flag);

Speedups / preconditioner quality problem-dependent;







Linear System Ax=b with cond(A)  $\approx 10^7$  (apache2 from SuiteSparse) NVIDIA A100 GPU

```
Double Precision CG + Double Precision Preconditioner

Initial residual norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

1390.67

Final residual norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

3.97985e-06

CG iteration count: 4797

CG execution time [ms]: 2971.18
```

```
Single Precision CG + Single Precision Preconditioner

Initial residual norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

1390.67

Final residuat norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

1588.77

CG iteration count: 8887

CG execution time [ms]: 2972.46
```

Linear System Ax=b with cond(A)  $\approx 10^7$  (apache2 from SuiteSparse) NVIDIA A100 GPU

```
Double Precision CG + Double Precision Preconditioner

Initial residual norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

1390.67

Final residual norm sqrt(r^T r):

%%MatrixMarket matrix array real general

1 1

3.97985e-06

CG iteration count: 4797

CG execution time [ms]: 2971.18
```

### Double Precision CG + Mixed Precision Preconditioner

*We hope that:* 

- Attainable accuracy of CG unaffected
- Preconditioner remains a constant operator

Linear System Ax=b with cond(A)  $\approx 10^7$  (apache2 from SuiteSparse) NVIDIA A100 GPU





- Sparse Approximate Inverse Preconditioner
  - $M \approx A^{-1}$  and sparse
  - Incomplete Sparse Approximate Inverse (ISAI) uses sparsity pattern of A;
  - Factorized Sparse Approximate Inverse (FSPAI) stores inverse approximation in factorized form;
- Use the accessor to store the preconditioner in lower precision.



Göbel at al: Mixed Precision Incomplete and Factorized Sparse Approximate Inverse Preconditioning on GPUs, EuroPar 2021.

Is there any hope for sparse operations? – Yes, but we will have to work harder...





- The gap between compute performance and memory performance is widening
- Hardware increasingly features powerful matrix engines
- We should use these "free" FLOP/s
- One strategy is to use lossy/lossless data compression for memory operations and communication
- Smart algorithms for sparse data (e.g. DASP)
- We need efficient need on-chip data compression

NVIDIA Tensor Core operation.



#### DESIGN

Ginkgo is a C++ framework for sparse numerical linear algebra. Using a universal linear operator abstraction, Ginkgo provides basic building blocks such as the sparse matrix vector product for a variety of matrix formats, iterative solvers, and preconditioners. Ginkgo targets multi- and many-core systems, and currently features back-ends for AMD GPUs, Intel CPU/GPUs, NVIDIA GPUs, and OpenMP-supporting architectures. Core functionality is separated from hardware-specific kernels for easy extension to other architectures, with runtime polymorphism selecting the correct kernels.



#### SUSTAINABILITY

Ginkgo is part of the Extreme-scale Scientific Software Stack (E4S) and the extreme-scale Software Development Kit (xSDK), and adopts the xSDK community policies for sustainable software development and high software quality. The source code of the Ginkgo library can be accessed in a public git repository on GitHub. Code development in Ginkgo is realized in a Continuous Integration / Continuous Benchmarking framework. GitLab runners are used on private servers and HPC clusters where Docker/Enroot is used to provide different compilation and execution environments. To test the correct execution, each functionality is complemented by unit tests. The unit testing is realized using the Google Test framework.



This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration, the Horizon2020 EuroHPC Project MICROCARD, and the Helmholtz Impuls und Vernetzungsfond VH-NG-1241.





HARDWARE PARTNERS

TENNESSEE













#### PERFORMANCE

= (C)P



#### FUNCTI

ONALITY				
tionality	OMP	CUDA	HIP	DPC++
IV	Ś	Ś	Ś	Ś
IM	Ś	Ś	Ś	Ś
eMM	Ś	Ś	Ś	Ś
G	Ś	ø	Ś	ø
GSTAB	Ś	Ś	Ś	Ś
	Ś	Ś	Ś	Ś
i	Ś	Ś	Ś	Ś
RES	Ś	Ś	Ś	Ś
	Ś	Ś	Ś	Ś
ick-)Jacobi	Ś	Ś	T	T
IC		Ś	T	T
allel ILU/IC	Ś	Ś	T	T
allel ILUT/ICT	Ś	Ś	Ś	Ś
rse Approximate Inverse	Ś	Ś	Ś	Ś
hed BiCGSTAB	T	Ś	T	
ched CG	Ś	Ś	Ś	
hed GMRES	Ś	Ś	Ś	
ched ILU	T	Ś	Ś	Ś
ched ISAI	T	Ś	Ś	Ś
hed Jacobi	T	Ś	Ś	T
preconditioner	T	Ś	Ś	T
Solver	Ś	Ś	Ś	Ś
allel Graph Match	Ś	Ś	Ś	Ś
bolic Cholesky	Ś	Ś	Ś	Ś
neric Cholesky	U	NDER DEV	ELOPM	ENT
bolic LU	U	NDER DEV	ELOPM	ENT
neric LU	Ś	Ś	T	
rse TRSV	Ś	Ś	Ś	
Device Matrix Assembly	Ś	Ś	T	Ś
4/RCM reordering	Ś			
pping user data	$\square$	۷	r	
ging	$\square$	۷	γ	





ICL INNOVATIVE COMPUTING LABORATORY



### We have no standard for sparse operations

cuSPARSE, rocSPARSE, oneAPI, PETSc, Trilinos... all have different interfaces & functionality

We try to define an interface that allows for horizontal and vertical compatibility:

- Useful as building blocks for high-level algorithms
- Vendors can wrap their current interface
- Horizontal: bindings for Fortran, C, ...

https://icl.utk.edu/workshops/sparseblas2023/index.html

Want to participate in the discussion – reach out <u>hanzt@icl.utk.edu</u>



Hartwig Anzt • Sie

Director of the Innovative Computing Laboratory (ICL) an... 1 Woche • 🔇

Three days of good talks, discussions, and prototyping are over: Thank you for the sparseBLAS workshop held at the Innovative Computing Laboratory (ICL) of the Tickle College of Engineering at the University of Tennessee. Together with experts from Intel Corporation, NVIDIA, AMD, Arm, MathWorks, University of California, Berkeley, Intel Labs, Computing at ORNL, Karlsruher Institut für Technologie (KIT), RIKEN, Lawrence Livermore National Laboratory, Sandia National Laboratories, and Massachusetts Institute of Technology, we worked on defining a common understanding and interface design for sparse linear algebra functionality.



### Any hope for sparse operations? – Yes, but we will have to work harder...



Trends in the relative performance of floating-point arithmetic and several classes of data access for select HPC servers over the past 25 years. Source: John McCalpin

- The gap between compute performance and memory performance is widening
- Hardware increasingly features powerful matrix engines
- We should use these "free" FLOP/s
- One strategy is to compress data for memory operations
- We need efficient need on-chip data compression

### Any hope for sparse operations? – Yes, but we will have to work harder...



Trends in the relative performance of floating-point arithmetic and several classes of data access for select HPC servers over the past 25 years. Source: John McCalpin

- The gap between compute performance and memory performance is widening
- Hardware increasingly features powerful matrix engines
- We should use these "free" FLOP/s
- One strategy is to compress data for memory operations
- We need efficient need on-chip data compression

## Background: Floating Point Formats, Accuracy, and Performance



Broadly speaking ....

- The length of the exponent determines the range of the values that can be represented;
- The length of the significand determines how accurate values can be represented;
- Rounding effects accumulate over a sequence of computations;
- The data access cost linearly depends on the memory volume;

Let us focus on linear systems of the form Ax=b.

- The conditioning of a linear system reflects how sensitive the solution x is with regard to changes in the right-hand side b.
- Rule of thumb:

relative residual accuracy ≈ ( unit round-off ) \* (linear system's condition number)

N. Higham: Accuracy and stability of numerical algorithms. SIAM, 2002.

 $u_d \approx 10^{-16}$ 

 $u_s \approx 10^{-7}$ 

## Accessor for AMD MI100 GPU



## Accessor for NVIDIA A100 GPU



# Accessor for Intel Skylake CPU



## Accessor for AMD EPYC CPU

